

# KT915

**IEEE802.11b/g/n Wireless LAN**

**Combo Stamp Module**

**DATASHEET**

**REV: 1.1**

**DATA: 16.08.2021**

This specification may be changed with the improvement of the product. Please refer to the latest version of the usermanual.KERTONG TECHNOLOGY reserves the right of final interpretation and modification of all contents of this specification.



# Contents

<b>Contents .....</b>	<b>2</b>
<b>1. Introduction.....</b>	<b>3</b>
<b>1.1 About KERTONG.....</b>	<b>3</b>
<b>1.2 Product Overview .....</b>	<b>3</b>
<b>2. Features.....</b>	<b>4</b>
<b>2.1 WLAN .....</b>	<b>4</b>
<b>3. Specification Table.....</b>	<b>6</b>
3.1 General Specification .....	6
3.2 Voltages (Absolute Maximum Ratings).....	6
3.3 2.4GHz RF Specification .....	7
<b>4. Pin Assignments .....</b>	<b>9</b>
4.1 Pin Map .....	9
4.2 Pin Table .....	9
<b>5. Mechanical and Layout Design .....</b>	<b>11</b>
<b>6. Frequency References .....</b>	<b>12</b>
<b>6.1 External Clock Reference.....</b>	<b>12</b>
<b>6.2 SDIO v2.0 .....</b>	<b>13</b>
7.1 Power-up Sequence Timing Diagram .....	14
7.3 SDIO High Speed Mode Timing Diagram .....	16
<b>8. Recommended Reflow Profile .....</b>	<b>17</b>
<b>9. PCB Layout Solder Paste.....</b>	<b>18</b>
<b>10. Package Information.....</b>	<b>20</b>
<b>11. This product is RoHS compliance .....</b>	<b>22</b>
<b>12. MSL Level / Storage Condition .....</b>	<b>23</b>

# 1. Introduction

## 1.1 About KERTONG

KERTONG Technologies Inc was established in Shenzhen in 2008. It is located in Baoan, Shenzhen. It is a high-tech enterprise specializing in the radio - related radio frequency series module application and the integrated solution platform of the products. At present, the product lines are: wireless network WIFI access module, wireless routing application module, wireless Bluetooth module, wireless Bluetooth box module, NFC communication module, GPS navigation module, Zigbee control module, wireless communication module and so on, as well as related module application solutions. The company has a complete set of 60 radio frequency integrated testers, 10 communication integrated testers, with a variety of wireless testing standards.

## 1.2 Product Overview

KERTONG Technologies to announce a low-cost and low-power consumption the combo module of KT915 model which has all of the WiFi(IEEE802.11b/g/n), Bluetooth (5.0) functionalities. And the highly integrated module makes the possibilities of web browsing Mini audio; Wireless projector; Bluetooth POS.ect and other applications. With seamless roaming capabilities and advanced security, also could interact with different vendors' 802.11b/g/n Access Points in the wireless LAN.

This KT915 module using the chipset from Rockchip's the RK915B is advanced design techniques and process technology to reduce active and idle power, and designed to address the needs of highly mobile devices that require minimal power consumption and compact size. It includes a power management unit that simplifies the system power topology and allows for operation directly from a rechargeable mobile platform battery while maximizing battery life.

The KT915 module complies with IEEE 802.11 b/g/n standard and it can achieve up to a speed of 72.2Mbps with single stream in 802.11n draft, 54Mbps as specified in IEEE802.11g or 11Mbps for IEEE 802.11b to connect to the wireless LAN. The integrated module provides SDIO interface for WiFi.

## 2. Features

- IEEE802.11b/g/n single-band radio
- SDIO v2.0 host interface for WLAN and UP to 50MHz clock rate
- SZIE 12mm \* 12mm \* 1.5mm (L\*W\*H) LGA package


### 2.1 WLAN

- IEEE 802.11b/g/n single-band radio with an internal power amplifier, LNA, and T/R switch
- Simultaneous WLAN reception with a single antenna
- WLAN host interface options:
  - SDIO v2.0, including default and high-speed timing.
  - gSPI—up to a 50 MHz clock rate
- Security:
  - WEP
  - WPA™ Personal
  - WPA2™ Personal
  - WMM
  - WMM-PS (U-APSD)
  - WMM-SA
  - WAPI
  - AES (Hardware Accelerator)
  - TKIP (host-computed)
  - WIFI Mode (apsta; ap ; p2p)

## 2.3 Block Diagram


A simplified block diagram of the KT915 & KT915B module is depicted in the figure below:

Block diagram of the KT915 module is depicted in the figure below:



KT915 with Crystal (40MHz)

Block diagram of the KT915B module is depicted in the figure below:



KT915B without Crystal (External )

# 3. Specification Table

## 3.1 General Specification

<b>Major Chipset</b>	Rockchip RK915B
<b>Model Name</b>	KT915
<b>Product Description</b>	Support WiFi functionalities
<b>Dimension</b>	L x W x H: 12 x 12 x 1.5mm
<b>WiFi Host Interface</b>	SDIO v2.0
<b>BT Interface</b>	Null
<b>Operating</b>	-30°C to 85°C
<b>Storage temperature</b>	-40°C to 85°C
<b>Humidity</b>	Operating Humidity 10% to 95% Non-Condensing

## 3.2 Voltages (Absolute Maximum Ratings)

Symbol (3.3V)	Description	Min.	Max.	Unit
<b>VBAT</b>	Input supply Voltage	2.97	3.63	V
<b>WL_VIO_SD</b>	Digital/ SDIO/ I/O Voltage	2.97	3.63	V

Symbol (1.8V)	Description	Min.	Max.	Unit
<b>VBAT</b>	Input supply Voltage	1.62	1.98	V
<b>WL_VIO_SD</b>	Digital/ SDIO/ I/O Voltage	1.62	1.98	V

**\*NOTE:** The KT915 module requires two power supplies: VBAT and VDDIO

### 3.3 2.4GHz RF Specification

Feature	Description
<b>WLAN Standard</b>	IEEE 802.11b/g/n, WiFi compliant
<b>Frequency Range</b>	2.400 GHz ~ 2.497 GHz (2.4 GHz ISM Band)
<b>Channels</b>	2.4GHz : Ch1 ~ Ch13
<b>Modulation</b>	802.11b : DQPSK, DBPSK, CCK 802.11 g/n : OFDM /64-QAM, 16-QAM, QPSK, BPSK
<b>Output Power</b>	802.11b /11Mbps : 16 dBm ± 1.5 dB @ EVM ≤ -9dB
	802.11g /54Mbps : 13 dBm ± 1.5 dB @ EVM ≤ -26dB
	802.11n /65Mbps : 10 dBm ± 1.5 dB @ EVM ≤ -29dB
<b>Receive Sensitivity (11n,20MHz) @10% PER</b>	- MCS=0 PER @ -85 dBm, typical
	- MCS=1 PER @ -84 dBm, typical
	- MCS=2 PER @ -82 dBm, typical
	- MCS=3 PER @ -80 dBm, typical
	- MCS=4 PER @ -77 dBm, typical
	- MCS=5 PER @ -73 dBm, typical
	- MCS=6 PER @ -71 dBm, typical
	- MCS=7 PER @ -68 dBm, typical
<b>Receive Sensitivity (11g) @10% PER</b>	- 6Mbps PER @ -86 dBm, typical
	- 9Mbps PER @ -85 dBm, typical
	- 12Mbps PER @ -85 dBm, typical
	- 18Mbps PER @ -83 dBm, typical
	- 24Mbps PER @ -81 dBm, typical
	- 36Mbps PER @ -78 dBm, typical
	- 48Mbps PER @ -73 dBm, typical
	- 54Mbps PER @ -71 dBm, typical
<b>Receive Sensitivity (11b) @8% PER</b>	- 1Mbps PER @ -88 dBm, typical
	- 2Mbps PER @ -88 dBm, typical
	- 5.5Mbps PER @ -88 dBm, typical
	- 11Mbps PER @ -87 dBm, typical
<b>Data Rate</b>	802.11b : 1, 2, 5.5, 11Mbps
	802.11g : 6, 9, 12, 18, 24, 36, 48, 54Mbps




<b>Data Rate (20MHz ,Long</b>	802.11n: 6.5, 13, 19.5, 26, 39, 52, 58.5, 65Mbps
<b>Data Rate (20MHz ,short</b>	802.11n : 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2Mbps
<b>Maximum Input Level</b>	802.11b : -10 dBm
	802.11g/n : -20 dBm
<b>Antenna Re</b>	Small antennas with 0~2 dBi peak gain



# 4. Pin Assignments

## 4.1 Pin Map




## 4.2 Pin Table

NO	Name	Type	Description
1	GND	—	Ground connections
2	WL_ANT	I/O	WLAN (RF->TX/RX) patch
3	GND	—	Ground
4	NC	—	Floating (Don't connected to ground)
5	NC	—	Floating (Don't connected to ground)
6	NC	—	Floating (Don't connected to ground)
7	NC	—	Floating (Don't connected to ground)
8	NC	—	Floating (Don't connected to ground)
9	VBAT	P	Main power voltage source input
10	XTAL_IN	I	Crystal input
11	XTAL_OUT	O	Crystal output


12	WL_REG_ON	I	Internal regulators power enable/disable
13	WL_HOST_WAKE	O	WLAN to wake-up HOST
14	SDIO_DATA_2	I/O	SDIO data line 2
15	SDIO_DATA_3	I/O	SDIO data line 3
16	SDIO_DATA_CMD	I/O	SDIO command line
17	SDIO_DATA_CLK	I/O	SDIO clock line
18	SDIO_DATA_0	I/O	SDIO data line 0
19	SDIO_DATA_1	I/O	SDIO data line 1
20	GND	—	Ground connections
21	VIN_LDO_OUT	P	Internal Buck voltage generation pin
22	VDDIO	P	I/O Voltage supply input
23	VIN_LDO	P	Internal Buck voltage generation pin
24	LPO	I	External Low Power Clock input (32.768KHz)
25	NC	—	Floating (Don't connected to ground)
26	NC	—	Floating (Don't connected to ground)
27	NC	—	Floating (Don't connected to ground)
28	NC	—	Floating (Don't connected to ground)
29	NC	—	Floating (Don't connected to ground)
30	NC	—	Floating (Don't connected to ground)
31	GND	—	Ground connections
32	NC	—	Floating (Don't connected to ground)
33	GND	—	Ground connections
34	NC	—	Low asserting reset for Bluetooth core
35	NC	—	Floating (Don't connected to ground)
36	GND	—	Ground connections
37	NC	—	Floating (Don't connected to ground)
38	NC	—	Floating (Don't connected to ground)
39	NC	—	Floating (Don't connected to ground)
40	NC	—	Floating (Don't connected to ground)
41	NC	—	Floating (Don't connected to ground)
42	NC	—	Floating (Don't connected to ground)
43	NC	—	Floating (Don't connected to ground)
44	NC	—	Floating (Don't connected to ground)
45	NC	O	NC
46	NC	O	NC
47	NC	O	NC

# 5. Mechanical and Layout Design

※NOTE ( Unit:mm )



## MECHANICAL DATA ( TOP VIEW )



## 6. Frequency References

### 6.1 External Clock Reference

The module uses a secondary low-frequency sleep clock for low-power mode timing. Either the internal low-precision LPO or an external 32.768 kHz precision oscillator is required. The internal LPO frequency range is approximately 33 kHz  $\pm$  30% over process, voltage, and temperature, which is adequate for some applications. However, one trade-off caused by this wide LPO tolerance is a small current consumption increase during power save mode that is incurred by the need to wake up earlier to avoid missing beacons.

External LPO signal characteristics:

Parameter	Specification	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	$\pm 30$	ppm
Duty cycle	30 - 70	%
Input signal amplitude	400 to 1800	mV, p-p
Signal type	Square-wave or sine wave	-
Input impedance	>100k	$\Omega$
	<5	pF
Clock jitter (integrated over 300Hz – 15KHz)	<10,000	ppm

External LPO signal characteristics:

## 6.2 SDIO v2.0

The module supports SDIO version 2.0 for both 1-bit (25Mbps) and 4-bit (100Mbps), as well as high speed 4-bit (50 MHz clocks – 200 Mbps). Then has the ability to map the interrupt signal on a GPIO pin. This out-of-band interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force control of the gated clocks from within the WLAN chip is also provided.


Three functions are supported:

- Function 0 standard SDIO function. The maximum block size is 32 bytes.
- Function 1 backplane function to access the internal System-on-a-Chip (SoC) address space. The maximum block size is 64 bytes.
- Function 2 WLAN function for efficient WLAN packet transfer through DMA. The maximum block size is 512 bytes.

### SDIO PIN Descriptions

SD 4-Bit Mode	
DATA0	Data line 0
DATA1	Data line 1 or Interrupt
DATA2	Data line 2
DATA3	Data line 3
CLK	Clock
CMD	Command line

### Signal Connections to SDIO Host




# 7. Interface Timing Diagram


## 7.1 Power-up Sequence Timing Diagram

The module has signals that allow the host to control power consumption by enabling, WLAN and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing value indicated are minimum required values: longer delays are also acceptable.

- ※ WL\_REG\_ON: Used by the PMU to power up the WLAN section. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset.



### SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (All values are referred to minimum <math>V_{IH}</math> and maximum <math>V_{IL}^b</math>)</b>					
Frequency-Data Transfer mode	$f_{PP}$	0	-	25	MHz
Frequency-Identification mode	$f_{OD}$	0	-	400	kHz
Clock low time	$t_{WL}$	10	-	-	ns
Clock high time	$t_{WH}$	10	-	-	ns
Clock rise time	$t_{TLLH}$	-	-	10	ns
Clock low time	$t_{THL}$	-	-	10	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup time	$t_{ISU}$	5	-	-	ns
Input hold time	$t_{IH}$	5	-	-	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time - Data Transfer mode	$t_{ODLY}$	0	-	14	ns
Output delay time - Identification mode	$t_{ODLY}$	0	-	50	ns

a. Timing is based on  $CL \leq 40pF$  load on CMD and Data.

b.  $\min(V_{ih}) = 0.7 \times V_{DDIO}$  and  $\max(V_{il}) = 0.2 \times V_{DDIO}$ .



### 7.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
<b>SDIO CLK (All values are referred to minimum V<sub>IH</sub> and maximum V<sub>IL</sub><sup>b</sup>)</b>					
Frequency-Data Transfer mode	f <sub>PP</sub>	0	-	50	MHz
Frequency-Identification mode	f <sub>OD</sub>	0	-	400	kHz
Clock low time	t <sub>WL</sub>	7	-	-	ns
Clock high time	t <sub>WH</sub>	7	-	-	ns
Clock rise time	t <sub>TLH</sub>	-	-	3	ns
Clock low time	t <sub>THL</sub>	-	-	3	ns
<b>Inputs: CMD, DAT (referenced to CLK)</b>					
Input setup time	t <sub>ISU</sub>	6	-	-	ns
Input hold time	t <sub>IH</sub>	2	-	-	ns
<b>Outputs: CMD, DAT (referenced to CLK)</b>					
Output delay time - Data Transfer mode	t <sub>ODLY</sub>	-	-	14	ns
Output hold time	t <sub>OH</sub>	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF


a. Timing is based on CL ≤ 40pF load on CMD and Data.

b. min(V<sub>IH</sub>) = 0.7 x V<sub>DDIO</sub> and max(V<sub>IL</sub>) = 0.2 x V<sub>DDIO</sub>.

# 8. Recommended Reflow Profile

Referred to IPC/JEDEC standard.

Peak Temperature : <math> < 250^{\circ}\text{C}</math> Number  
of Times :  $\leq 2$  times



### ENVIRONMENTAL.

Operating :

※ Operating Temperature:  $-10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$

※ Relative Humidity: 5-90% (non-condensing)

Storage

※ Temperature:  $-40^{\circ}\text{C}$  to  $+80^{\circ}\text{C}$  (non-operating)

※ Relevant Humidity: 5-95% (non-condensing)


MTBF caculation

※ Over 150,000hour

**NOTE:** it must use N2 for reflow and suggest the concentration of oxygen less than 5000 ppm

# 9. PCB Layout Solder Paste

EXAMPLE BOARD LAYOUT




- Module Specifications : W:0.65mm \* L:0.95mm pitch 0.9 mm
- The proposed design W:0.65~0.75 mm \* L:1.33mm. Consider not place other parts in the peripheral area of 1 mm ~ 1.5 mm to facilitate additional amount of solder for PCB pad.
- We Suggest the thickness of Stencil between 0.12 mm ~0.15mm, the W between 0.6~0.65mm and the L between L1.5~1.6mm.
- If the thickness of the stencil is thinner, we suggest to adding more solder, to increase the wetting ability. Depends on different production situation, if the stencil thickness is 0.08~0.1mm, and the module nearby area is no more space for expending soldering area, we will suggest to increase the stencil thickness to increase the wetting ability.
- The major consideration parts of stencil design is to increase the solder paste wetting

Xiao


ability.

- Module Specifications L 0.7mm
- The design for PCB Pad : L:0.8mm
- We recommend the apertures for stencil L:0.5mm~0.6mm
- In order to avoid highness impact caused solder paste thickness, the stencil open size can be appropriately retracted

# 10. Package Information



W	24.00±0.30
A0	12.30±0.10
B0	12.30±0.10
K0	1.80±0.10
E	1.75±0.10
F	11.50±0.10
P0	4.00±0.10
P1	16.00±0.10
P2	2.00±0.10
D0	1.50 <sup>+0.10</sup> / <sub>-0.00</sub>
D1	∅1.50MIN






1. 10 sprocket hole pitch cumulative tolerance  $\pm 0.20$ .
2. Carrier camber is within 1 mm in 250 mm.
3. Material : Black Conductive Polystyrene Alloy.
4. All dimensions meet EIA-481-D requirements.
5. Thickness :  $0.30 \pm 0.05$ mm.
6. Packing length per 22" reel : 98.5 Meters.(1:3)
7. Component load per 13" reel : 1500 pcs.

Xiao

1> 1500pcs of per disc

2> 1500pcs \* 5 =7500pcs ( one Cartoon )




# 11. This product is RoHS compliance

## Wireless module before the SMT Note:

When customers Open stencil must be sure the hole bigger to the Wireless module plate, please press 1 to 1 and 0.7 mm is widened to open outward, the thickness of 0.12 mm.

- ① Can't get the wifi module bare hands when needs, must we wear the gloves and static ring.  
The furnace temperature according to the size of the customer the mainboard ,generally like to stick on a tablet standard temperature of 250 + - 5, can do 260 + - 5. Storage and use Wifi module control should pay attention to the following matters:
- ① Module of the storage life of vacuum packaging :
  - 1-1. Storage life: 12 months. Storage conditions: <40 . Relative °C humidity: <90%R.H.
  - 1-2. 1-2. After this bag is opened , devices that will be subjected to infrared reflow, vapor-phase reflow, or equivalent processing must be
  - 1-3. Check the humidity card :stored at  $\leq 20\%RH$ . If :30%~40%(pink) or greater than 40%(red). Labeling module has moisture absorption.
    - ① Mounthed within 168 hours at factory conditions of:  $\leq ^\circ C$ t 30% ,  $\leq 60\%R.H$ .
    - ② Once opened, the workshop the preservation of life for 168 hours.
  - 1-4. If baking is required, devices may be baked for:
    - ① Modules must be to remove module moisture problem.
    - ② Baking temperature: 125 , 8 hours. °C
    - ③ After baking, put proper amount of desiccant to seal packages.
  - 1-5. The actual number of module vacuum packing which is based on the actual number of packages to the customer requirements.
    2. Module reel packaging items as follows.
      - 2-1. Storage life: 12 months. Storage conditions: <40 . Relative °C humidity: <90%R.H.
      - 2-2. Module apart packing after 168 hours, To launch patch need to bake, to remove the module hygroscopic, baking temperature conditions: 125°C, 8hours.
      - 2-3. The actual number of module reel packing which is based on the actual number of packages to the customer requirements.
    3. Module pallet packaging items as follows:
      - 3-1. Storage life: 3 months. Storage conditions: <40 . Relative °C humidity: <90%R.H.
      - 3-2. Module if not used within 48 hours, before launch the need for baking, baking temperature: 125 , 8 hours. °C
      - 3-3. Pallet packaging each plate is 100 PCS. The actual number of module pallet packing which is based on the actual number of packages to the customer requirements.

## 12. MSL Level / Storage Condition



**Caution**  
This bag contains  
**MOISTURE-SENSITIVE DEVICES**

LEVEL  
**4**

If blank, see adjacent bar code label

1. Calculated shelf life in sealed bag: 12 months at <math><40^{\circ}\text{C}</math> and <math><90\%</math> relative humidity(RH)
2. Peak package body temperature: 250 °C  
If blank, see adjacent bar code label
3. After bag is opened, devices that will be subjected to reflow Solder or other high temperature process must be
  - a) Mounted within: 48 hours of factory conditions  
If blank, see adjacent bar code label  
≤30°C/60% RH, or
  - b) Stored per J-STD-033
4. Devices require bake, before mounting, if:
  - a) Humidity Indicator Card reads>10% for level 2a- 5a devices or>60% for level 2 devices when read at 23±5°C
  - b) 3a or 3b are not met.
5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.

Bag Seal Date: \_\_\_\_\_  
If blank, see adjacent bar code label

Note: Level and body temperature defined by IPC/JEDEC J-STD-020

※NOTE : Accumulated baking time should not exceed 96hrs